Video Controller
19-14 MPC823e REFERENCE MANUAL MOTOROLA
VIDEO CONTROLLER
19
19.3.9 Video Frame Buffer A Start Address Register (Set 1)
The 32-bit video frame buffer A start address register set 1 (VFAA1) holds the start address
of the set_1 odd field. Since all bursts are required to be 16-byte aligned, this register does
not use the four least-significant bits of the address.
FAA1—Frame Buffer A Start Address for Set 1
This field designates the start address of the frame buffer A set 0 in system memory.
VFAA1
BIT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
FIELD FAA1
RESET —
R/W R/W
ADDR (IMMR & 0xFFFF0000) + 0x820
BIT 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
FIELD FAA1 X
RESET ——
R/W R/W R/W
ADDR (IMMR & 0xFFFF0000) + 0x822
NOTE: X = - “Don’t Care” and — = Undefined.
To Next Page
Loading...
