© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 179
Philips Semiconductors
UM10161
Volume 1 Chapter 13: SSP
13.4.8 SSP Masked Interrupt register (SSPMIS - 0xE006 801C)
This read-only register contains a 1 for each interrupt condition that is asserted and
enabled in the SSPIMSC. When an SSP interrupt occurs, the interrupt service routine
should read this register to determine the cause(s) of the interrupt.
13.4.9 SSP Interrupt Clear Register (SSPICR - 0xE006 8020)
Software can write one or more one(s) to this write-only register, to clear the
corresponding interrupt condition(s) in the SSP controller. Note that the other two interrupt
conditions can be cleared by writing or reading the appropriate FIFO, or disabled by
clearing the corresponding bit in SSPIMSC.
Table 155: SSP Masked Interrupt Status register (SSPMIS -address 0xE006 801C) bit
description
Bit Symbol Description Reset value
0 RORMIS This bit is 1 if another frame was completely received while the
RxFIFO was full, and this interrupt is enabled.
0
1 RTMIS This bit is 1 when there is a Receive Timeout condition and
this interrupt is enabled. Note that a Receive Timeout can be
negated if further data is received.
0
2 RXMIS This bit is 1 if the Rx FIFO is at least half full, and this interrupt
is enabled.
0
3 TXMIS This bit is 1 if the Tx FIFO is at least half empty, and this
interrupt is enabled.
0
7:5 - Reserved, user software should not write ones to reserved
bits. The value read from a reserved bit is not defined.
NA
Table 156: SSP interrupt Clear Register (SSPICR - address 0xE006 8020) bit description
Bit Symbol Description Reset value
0 RORIC Writing a 1 to this bit clears the “frame was received when
RxFIFO was full” interrupt.
NA
1 RTIC Writing a 1 to this bit clears the Receive Timeout interrupt. NA
7:2 - Reserved, user software should not write ones to reserved
bits. The value read from a reserved bit is not defined.
NA
To Next Page
Loading...