© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
User manual Rev. 01 — 12 January 2006 211
Philips Semiconductors
UM10161
Volume 1 Chapter 16: Timer2 and Timer3
16.9 Architecture
The block diagram for TIMER/COUNTER2 and TIMER/COUNTER3 is shown in
Figure 56
.
Fig 55. A timer cycle in which PR=2, MRx=6, and both interrupt and stop on match are enabled
PCLK
prescale counter
interrupt
timer counter
TCR[0]
(counter enable)
220 01
45 6
1 0
To Next Page
Loading...