LCD Controller
18-20 MPC823e REFERENCE MANUAL MOTOROLA
LCD CONTROLLER
18
The following example shows a monochrome full VGA (640×480) passive display,
single-scan, 4-bit panel data bus. The LCD controller will provide 8-bit per pixel coding with
a refresh rate of 90Hz. In this example, assume a display memory cycle burst timing of (2,
1, 1, 1) for a total of five cycles per burst. It is recommended that the LCD controller use less
than 45% of the bus.
SCLK = 25MHz
FRR = 90Hz
MB = 5
BPIX = 8
COL = 640
ROW = 480
BNUM = (COL × ROW × BPIX) ÷ 128
Bus Band Width = (BNUM × FRR × MB) ÷ SCLK
18.3.10.2 BUS LATENCY. The maximum bus latency allowed in the system is given by:
Typical example using the same data from above:
Bus Band Width
9600 90 5××
25
6
×10
-----------------------------------
100%× 17%==
Max Latency
MB SCLK×
BNUM FRR×
--------------------------------------=
Max Latency
525
6
×10×
9600 90×
----------------------------- 145 System Clocks==
To Next Page
Loading...
