Allwinner A20 - Page 552

A20 User Manual (Revision 1.2) Copyright © 2013 Allwinner Technology Co., Ltd. All Rights Reserved. Page 552 / 812
Offset: 0x908
Register Name: DEBE_SPRFMTCTL_REG
Bit
Read/W
rite
Default/
Hex
Description
0:
1:
Reference the following illustration
11:9
/
/
/
8
R/W
UDF
SPR_FBFMT
Frame buffer format
0:32bpp mode
1:8bpp palette mode
7:0
/
/
/
5.4.4.22. PIXELS SEQUENCE DESCRIPTION:
32bpp mode: (bit8 will be set 0)
The setting status of the DE-sprite format control register bit12
0:
ARGB (little endian system)
1:
BGRA (little endian system)
8bpp palette mode: (bit8 will be set 1)
The setting status of the DE-sprite format control register bit12
0:
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
P3
P2
P1
P0
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
1:
Bit
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
P0
P1
P2
P3