EasyManua.ls Logo

Panasonic MN103S

Panasonic MN103S
552 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Chapter 12
Serial interface 0 and 1
XII - 12 Operation
Setting Transfer Bit
7 to 8 bits can be set as transfer bit count. Set the bit count by the SCAnLN flag of the SCnCTR register. The
SCAnLN flag holds the former set value until it is set again.
Setting First Transfer Bit
The SCAnOD flag of the SCnCTR register can set the first transfer bit. Whether MSB first or LSB first can be
selected. When the transfer bit is set to 7 bits, LSB is first.
Transmit Bit Count and First Transfer Bit
In transmission, when the transfer bit count is 7, data is stored in bp0 to 6 as shown in Figure: 12.3.1, store data in
bp0 to 6. When the transfer bit is set to 7 bits, LSB is first and data is transferred “A” to “G” in order.
Figure:12.3.1 Transmission Bit Count and First Transfer Bit
Receive Bit Count and First Transfer BIt
In reception, when the transfer bit count is 7, data is stored in bp0 to 6 as shown in Figure: 12.3.2. When the trans-
fer bit is set to 7 bits, LSB is first, and data is transferred from “A” to “G” in order.
Figure:12.3.2 Reception Bit Count and First Transfer BIt
Edge for Output/ Input
Transmission data is output in synchronization with the falling edge of the clock. Reception data is fed in synchro-
nization with the rising edge of the clock.
Table:12.3.2 Edge for Transmission Data Output/Reception Data Input
Edge for transmission data output
Edge for reception output
SCnTB
76543210
GFEDCBA
SCnTB
76543210
GFEDCBA

Table of Contents

Other manuals for Panasonic MN103S

Related product manuals