Allwinner A20 - Page 362

A20 User Manual (Revision 1.2) Copyright © 2013 Allwinner Technology Co., Ltd. All Rights Reserved. Page 362 / 812
Offset Address: 0X0004
Register Name: CSI0_CFG_REG
Bit
Read/W
rite
Default/
Hex
Description
19:16
R/W
0
OUTPUT_FMT
Output data format
When the input format is set RAW stream
0000: pass-through
When the input format is set CCIR656 interface
0000: field planar YCbCr 422
0001: field planar YCbCr 420
0010: frame planar YCbCr 420
0011: frame planar YCbCr 422
0100: field planar YCbCr 422 UV combined
0101: field planar YCbCr 420 UV combined
0110: frame planar YCbCr 420 UV combined
0111: frame planar YCbCr 422 UV combined
1111: interlaced interleaved YCbCr422. In this mode, capturing
interlaced input and output the interlaced fields from individual
ports. Field 1 data will be wrote to FIFO0 output buffer and field 2
data will be wrote to FIFO1 output buffer.
1000: field tiled YCbCr 422
1001: field tiled YCbCr 420
1010: frame tiled YCbCr 420
1011: frame tiled YCbCr 422
When the input format is set YUV422
0000: planar YUV 422
0001: planar YUV 420
0100: planar YUV 422 UV combined
0101: planar YUV 420 UV combined
1000: tiled YUV 422
1001: tiled YUV 420
15:12
/
/
/
11:10
R/W
0
FIELD_SEL
Field selection. Applies to CCIR656 interface only.
00: start capturing with field 1.
01: start capturing with field 2.
10: start capturing with either field.