EasyManua.ls Logo

ARM Cortex-A53 MPCore - Page 553

ARM Cortex-A53 MPCore
635 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Embedded Trace Macrocell
ARM DDI 0500D Copyright © 2013-2014 ARM. All rights reserved. 13-58
ID021414 Non-Confidential
13.8.51 Integration Instruction ATB In Register
The TRCITIATBINR characteristics are:
Purpose Reads the state of the input pins shown in Table 13-54.
Usage constraints Available when bit[0] of TRCITCTRL is set to 1.
The values of the register bits depend on the signals on the input pins
when the register is read.
Configurations Available in all configurations.
Attributes See the register summaries in Table 13-3 on page 13-10.
Figure 13-53 shows the TRCITIATBINR bit assignments.
Figure 13-53 TRCITIATBINR bit assignments
Table 13-54 shows the TRCITIATBINR bit assignments.
The TRCITIATBINR can be accessed through the internal memory-mapped interface and the
external debug interface, offset
0xEF4
.
31 0
AFVALIDM
Reserved
21
ATREADYM
Table 13-54 TRCITIATBINR bit assignments
Bits Name Function
[31:2] - Reserved. Read undefined.
[1] AFVALIDM
Returns the value of the AFVALIDMn input pin
a
.
a. When an input pin is LOW, the corresponding register bit is 0.
When an input pin is HIGH, the corresponding register bit is 1.
The TRCITIATBINR bit values always correspond to the physical state of the
input pins.
[0] ATREADYM
Returns the value of the ATREADYMn input pin
a
.

Table of Contents

Related product manuals