EasyManua.ls Logo

Comtech EF Data DMD1050TS - 5.2.1 Alarm Faults

Comtech EF Data DMD1050TS
316 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DMD1050TS Satellite Modem Board
Revision 1
Maintenance and Troubleshooting 5–2 MN-DMD1050TS
5.2.1 Alarm Faults
5.2.1.1 Major Tx Alarms
Alarm
Possible Cause
FPGA CFG
Shows a transmit FPGA hardware failure
DSP CFG
Shows a transmit FPGA failure
SCT Clock PLL
Shows that the Tx SCT Clock PLL is not locked. This alarm flashes during certain
parameter changes. A steady display shows a problem in the modem configuration.
SYM Clock PLL
Shows that the Tx Symbol Clock PLL is not locked. This alarm flashes during certain
parameter changes. A steady display shows a problem with the incoming clock to the
modem (SCTE).
LB Synth
PLL
Shows that the Tx L-Band Synthesizer is not locked. This alarm flashes during certain
parameter changes. A steady display shows a configuration problem in the modem.
Ethernet WAN
Shows that the WAN Port is down
TRANSEC Ready
Shows that the TRANSEC Security Module has not indicated it is ready for data
5.2.1.2 Major Rx Alarms
Alarm
Possible Cause
FPGA CFG
Shows a receive FPGA hardware failure
DSP CFG
Shows a receive DSP failure
SIGNAL LOCK
Shows that the demod is unable to lock to a signal
FRAME LOCK
Shows that the Framing Unit is unable to find the expected framing pattern
MULTIFRAME LOCK
Shows that the Framing Unit is unable to find the expected framing pattern
LB SYNTH PLL
Shows that the Rx L-Band Synthesizer is not locked. This alarm flashes during certain
parameter changes. A steady display shows a problem in the modem configuration.
Ethernet WAN
Shows that the WAN Port is down
5.2.1.3 Minor Tx Alarms
Alarm
Possible Cause
TERR CLK ACT
Shows no Terrestrial Clock activity
TERR DATA ACT
Shows no Tx Data activity
TX TERR AIS
Shows that AIS has been detected in the Tx Data Stream
TX DVB FRAME
LOCK
Shows that the Tx Input Data Stream Framing does not match the selected Tx Terr
Framing. Incorrect Tx Terr Framing is selected. Incorrectly framed Tx Input Data Stream
exists.
Clock Src Fallback
Shows the SCTE clock has fallen back to internal SCT
TPC Conflict Chk
Shows there is a TPC mismatch

Table of Contents

Related product manuals