EasyManua.ls Logo

Renesas HD6417641 - Figure 25.43 SCIF Input;Output Timing in Synchronous Mode; Figure 25.44 I;O Port Timing; Figure 25.45 DREQ Input Timing; Figure 25.46 DACK, TEND Output Timing

Renesas HD6417641
1036 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Section 25 Electrical Characteristics
Rev. 4.00 Sep. 14, 2005 Page 955 of 982
REJ09B0023-0400
t
Scyc
t
TXD
SCK
TxD
(data transmission)
RxD
(data reception)
t
RXH
t
RXS
Figure 25.43 SCIF Input/Output Timing in Synchronous Mode
t
PORTS
CKIO
Ports 7 to 0
(read)
Ports 7 to 0
(write)
t
PORTH
t
PORTD
Figure 25.44 I/O Port Timing
t
DRQS
t
DRQH
CKIO
DREQn
Figure 25.45 DREQ Input Timing
CKIO
TEND
DACKn
t
DACD
t
DACD
Figure 25.46 DACK, TEND Output Timing

Table of Contents

Related product manuals