Renesas SuperH SH-4A User Manual

Revision Date: Oct. 29
,
2004
32
SH-4A
Software Manual
Renesas 32-Bit RISC Microcomputer
SuperH™ RISC engine Family
Rev.1.50
REJ09B0003-0150Z
The revision list can be viewed directly by 
clicking the title page.

The revision list summarizes the locations of 
revisions and additions. Details should always 
be checked by referring to the relevant text.

Renesas SuperH SH-4A Specifications

General

Architecture	32-bit RISC
Core	SH-4A
Data Bus Width	32-bit
Instruction Set	SuperH
Cache	32 KB instruction, 32 KB data
Number of Registers	16 general-purpose, 16 control
MMU	Yes
Typical Applications	Embedded systems, automotive, consumer electronics
Manufacturing Process	90 nm
Voltage	1.2V core, 3.3V I/O
FPU	Yes
Package	BGA