Renesas HD6417641 - Break Data Mask Register B (BDMRB); Table 11.2 Specifying Break Data Register

Section 11 User Break Controller (UBC)
Rev. 4.00 Sep. 14, 2005 Page 248 of 982
REJ09B0023-0400
Table 11.2 Specifying Break Data Register
Bus Selection in BBRB BDB31 to BDB16 BDB15 to BDB0
L bus LDB31 or LDB0
I bus IDB31 to IDB0
X bus XDB15 to XDB0 Don't care
Y bus Don't care YDB15 to YDB0
Notes: 1. Specify an operand size when including the value of the data bus in the break condition.
2. When the byte size is selected as a break condition, the same byte data must be set in
bits 15 to 8 and 7 to 0 in BDRB as the break data.
3. Set the data in bits 31 to 16 when including the value of the data bus as an L-bus break
condition for the MOVS.W @-As,Ds, MOVS.W @As,Ds, MOVS.W @As+,Ds, or
MOVS.W @As+Ix,Ds instruction.
11.2.7 Break Data Mask Register B (BDMRB)
BDMRB is a 32-bit readable/writable register. BDMRB specifies bits masked in the break data
specified by BDRB.
Bit Bit Name
Initial
Value R/W Description
31 to 0 BDMB31 to
BDMB0
All 0 R/W Break Data Mask B
Specify bits masked in the break data of channel B
specified by BDRB (BDB31 to BDB0).
0: Break data BDBn of channel B is included in the
break condition
1: Break data BDBn of channel B is masked and is not
included in the break condition
Note: n = 31 to 0
Notes: 1. Specify an operand size when including the value of the data bus in the break condition.
2. When the byte size is selected as a break condition, the same byte data must be set in
bits 15 to 8 and 7 to 0 in BDRB as the break mask data in BDMRB.
3. Set the mask data in bits 31 to 16 when including the value of the data bus as an L-bus
break condition for the MOVS.W @-As,Ds, MOVS.W @As,Ds, MOVS.W @As+,Ds, or
MOVS.W @As+Ix,Ds instruction.