EasyManua.ls Logo

Renesas HD6417641 - Page 742

Renesas HD6417641
1036 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Section 19 Serial Communication Interface with FIFO (SCIF)
Rev. 4.00 Sep. 14, 2005 Page 692 of 982
REJ09B0023-0400
Bit Bit Name
Initial
value R/W Description
6 CHR 0 R/W Character Length
Selects 7-bit or 8-bit data in asynchronous mode. In the
synchronous mode, the data length is always eight bits,
regardless of the CHR setting.
0: 8-bit data
1: 7-bit data*
Note: * When 7-bit data is selected, the MSB (bit 7) of
the transmit FIFO data register is not
transmitted.
5 PE 0 R/W Parity Enable
Selects whether to add a parity bit to transmit data and
to check the parity of receive data, in asynchronous
mode. In synchronous mode, a parity bit is neither
added nor checked, regardless of the PE setting.
0: Parity bit not added or checked
1: Parity bit added and checked*
Note: * When PE is set to 1, an even or odd parity bit
is added to transmit data, depending on the
parity mode (O/E) setting. Receive data parity
is checked according to the even/odd (O/E)
mode setting.

Table of Contents

Related product manuals