EasyManua.ls Logo

Segger J-Link - Freescale

Segger J-Link
480 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
J-Link / J-Trace (UM08001) © 2004-2017 SEGGER Microcontroller GmbH & Co. KG
393
15.6 Freescale
J-Link has been tested with the following Freescale devices:
MAC7101
MAC7106
MAC7111
MAC7112
MAC7116
MAC7121
MAC7122
MAC7126
MAC7131
MAC7136
MAC7141
MAC7142
MK10DN512
MK10DX128
MK10DX256
MK20DN512
MK20DX128
MK20DX256
MK30DN512
MK30DX128
MK30DX256
MK40N512
MK40X128
MK40X256
MK50DN512
MK50DX256
MK50DN512
MK50DX256
MK51DX256
MK51DN512
MK51DX256
MK51DN512
MK51DN256
MK51DN512
MK52DN512
MK53DN512
MK53DX256
MK60N256
MK60N512
MK60X256
15.6.1 Kinetis family
15.6.1.1 Unlocking
If your device has been locked by setting the MCU security status to "secure", and
mass erase via debug interface is not disabled, J-Link is able to unlock your Kinetis
K40/K60 device. The device can be unlocked by using the "unlock" command in J-
Link Commander.
For more information regarding the MCU security status of the Kinetis devices, please
refer to the user manual of your device.
15.6.1.2 Tracing
The first silicon of the Kinetis devices did not match the data setup and hold times
which are necessary for ETM-Trace. On these devices, a low drive strength should be
configured for the trace clock pin in order to match the timing requirements.

Table of Contents

Other manuals for Segger J-Link

Related product manuals