EasyManua.ls Logo

Segger J-Link - Background Information

Segger J-Link
480 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
J-Link / J-Trace (UM08001) © 2004-2017 SEGGER Microcontroller GmbH & Co. KG
435
Chapter 17
Background information
This chapter provides background information about JTAG and ARM. The ARM7 and
ARM9 architecture is based on
Reduced Instruction Set Computer (RISC) principles.
The instruction set and the related decode mechanism are greatly simplified com-
pared with microprogrammed
Complex Instruction Set Computer (CISC).

Table of Contents

Other manuals for Segger J-Link

Related product manuals