www.ti.com
EALLOW-Protected Registers
Table 5-8. EALLOW-Protected Code Security Module (CSM) Registers
Size
Register Name Address Register Description
(x16)
KEY0 0x0AE0 1 Low word of the 128-bit KEY register
KEY1 0x0AE1 1 Second word of the 128-bit KEY register
KEY2 0x0AE2 1 Third word of the 128-bit KEY register
KEY3 0x0AE3 1 Fourth word of the 128-bit KEY register
KEY4 0x0AE4 1 Fifth word of the 128-bit KEY register
KEY5 0x0AE5 1 Sixth word of the 128-bit KEY register
KEY6 0x0AE6 1 Seventh word of the 128-bit KEY register
KEY7 0x0AE7 1 High word of the 128-bit KEY register
CSMSCR 0x0AEF 1 CSM status and control register
Table 5-9. EALLOW-Protected PIE Vector Table
Size
Name Address (x16) Description
Not used 0x0D00 2 Reserved
0x0D02
0x0D04
0x0D06
0x0D08
0x0D0A
0x0D0C
0x0D0E
0x0D10
0x0D12
0x0D14
0x0D16
0x0D18
INT13 0x0D1A 2 External Interrupt 13 (XINT13) or
CPU-Timer 1 (for RTOS use)
INT14 0x0D1C 2 CPU-Timer 2 (for RTOS use)
DATALOG 0x0D1E 2 CPU Data Logging Interrupt
RTOSINT 0x0D20 2 CPU Real-Time OS Interrupt
EMUINT 0x0D22 2 CPU Emulation Interrupt
NMI 0x0D24 2 External Non-Maskable Interrupt
ILLEGAL 0x0D26 2 Illegal Operation
USER1 0x0D28 2 User-Defined Trap
. . . .
USER12 0x0D3E 2 User-Defined Trap
INT1.1 0x0D40 2 Group 1 Interrupt Vectors
. . .
INT1.8 0x0D4E 2
. . . Group 2 Interrupt Vectors
. . . to Group 11 Interrupt Vectors
. . .
INT12.1 0x0DF0 2 Group 12 Interrupt Vectors
. . .
INT12.8 0x0DFE 2
SPRUFB0C – September 2007 – Revised May 2009 Peripheral Frames 113
Submit Documentation Feedback