Register Bit Definitions
www.ti.com
Table 4-13. GPIO Port A MUX 2 (GPAMUX2) Register Field Descriptions (continued)
Bits Field Value Description
(1)
23-22 GPIO27 Configure the GPIO27 pin as:
00 GPIO27 - General purpose I/O 27 (default) (I/O)
01 ECAP4 - eCAP4. (I/O)
10 EQEP2S - eQEP2 strobe (I/O)
11 MFSXB - McBSP-B Transmit Frame Synch (I/O)
21-20 GPIO26 Configure the GPIO26 pin as:
00 GPIO26 - General purpose I/O 26 (default) (I/O)
01 ECAP3 - eCAP3. (I/O)
10 EQEP2I - eQEP2 index. (I/O)
11 MCLKXB - McBSP-B Transmit Clock (I/O)
19-18 GPIO25 Configure the GPIO25 pin as:
00 GPIO25 - General purpose I/O 25 (default) (I/O)
01 ECAP2 - eCAP2 (I/O)
10 EQEP2B - eQEP2 input B (I)
11 MDRB - McBSP-B data receive (O)
17-16 GPIO24 Configure the GPIO24 pin as:
00 GPIO24 - General purpose I/O 24 (default) (I/O)
01 ECAP1 - eCAP1 (I/O)
10 EQEP2A - eQEP2 input A. (I)
11 MDXB - McBSP-B data transmit (O)
15-14 GPIO23 Configure the GPIO23 pin as:
00 GPIO23 - General purpose I/O 23 (default) (I/O)
01 EQEP1I - eQEP1 index (I/O)
10 MFSXA - McBSP-A transmit frame synch (I/O)
11 SCIRXDB - SCI-B receive (I/O)
13-12 GPIO22 Configure the GPIO22 pin as:
00 GPIO22 - General purpose I/O 22 (default) (I/O)
01 EQEP1S - eQEP1 strobe (I/O)
10 MCLKXA - McBSP-A transmit clock (I/O)
11 SCITXDB - SCI-B transmit (O)
11-10 GPIO21 Configure the GPIO21 pin as:
00 GPIO21 - General purpose I/O 21 (default) (I/O)
01 EQEP1B - eQEP1 input B (I)
10 MDRA - McBSP-A data receive (I)
11 CANRXB - eCAN-B receive (I)
9-8 GPIO20 Configure the GPIO20 pin as:
00 GPIO20 - General purpose I/O 22 (default) (I/O)
01 EQEP1A - eQEP1 input A (I)
10 MDXA - McBSP-A data transmit (O)
11 CANTXB - eCAN-B transmit (O)
7-6 GPIO19 Configure the GPIO19 pin as:
00 GPIO19 - General purpose I/O 19 (default) (I/O)
01 SPISTEA - SPI-A slave transmit enable (I/O)
10 SCIRXDB - SCI-B receive (I)
11 CANTXA - eCAN-A Transmit (O)
86 General-Purpose Input/Output (GPIO) SPRUFB0C – September 2007 – Revised May 2009
Submit Documentation Feedback
To Next Page
Loading...