www.ti.com
Register Bit Definitions
Table 4-17. GPIO Port C MUX 2 (GPCMUX2) Register Field Descriptions (continued)
Bit Field Value Description
13:12 GPIO86 Configure this pin as:
00 or GPIO 86 - general purpose I/O 86 (default)
01
10 or XA14 - External interface address line 14 (O)
11
11:10 GPIO85 Configure this pin as:
00 or GPIO 85 - general purpose I/O 85 (default)
01
10 or XA13 - External interface address line 13 (O)
11
9:8 GPIO84 Configure this pin as:
00 or GPIO 84 - general purpose I/O 84 (default)
01
10 or XA12 - External interface address line 12 (O)
11
7:6 GPIO83 Configure this pin as:
00 or GPIO 83 - general purpose I/O 83 (default)
01
10 or XA11 - External interface address line 11 (O)
11
5:4 GPIO82 Configure this pin as:
00 or GPIO 82 - general purpose I/O 82 (default)
01
10 or XA10 - External interface address line 10 (O)
11
3:2 GPIO81 Configure this pin as:
00 or GPIO 81 - general purpose I/O 81 (default)
01
10 or XA9 - External interface address line 9 (O)
11
1:0 GPIO80 Configure this pin as:
00 or GPIO 80 - general purpose I/O 80(default)
01
10 or XA8 - External interface address line 8 (O)
11
SPRUFB0C – September 2007 – Revised May 2009 General-Purpose Input/Output (GPIO) 93
Submit Documentation Feedback