EasyManua.ls Logo

ARM Cortex-A53 MPCore - Page 111

ARM Cortex-A53 MPCore
635 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Control
ARM DDI 0500D Copyright © 2013-2014 ARM. All rights reserved. 4-50
ID021414 Non-Confidential
4.3.29 Virtualization Multiprocessor ID Register
The VMPIDR_EL2 characteristics are:
Purpose Provides the value of the Virtualization Multiprocessor ID. This is the
value returned by Non-secure EL1 reads of MPIDR.
Usage constraints This register is accessible as follows:
Configurations VMPIDR_EL2[31:0] is architecturally mapped to AArch32 register
VMPIDR. See Virtualization Multiprocessor ID Register on page 4-190.
Attributes VMPIDR_EL2 is a 64-bit register.
VMPIDR_EL2 resets to the value of MPIDR_EL2.
Figure 4-27 shows the VMPIDR_EL2 bit assignments.
Figure 4-27 VMPIDR_EL2 bit assignments
Table 4-65 shows the VMPIDR_EL2 bit assignments.
To access the VMPIDR_EL2:
MRS <Xt>, VMPIDR_EL2 ; Read VMPIDR_EL2 into Xt
MSR VMPIDR_EL2, <Xt> ; Write Xt to VMPIDR_EL2
Register access is encoded as follows:
4.3.30 System Control Register, EL1
The SCTLR_EL1 characteristics are:
Purpose Provides top level control of the system, including its memory system at
EL1.
SCTLR_EL1 is part of the Virtual memory control registers functional
group.
EL0
EL1
(NS)
EL1
(S)
EL2
EL3
(SCR.NS = 1)
EL3
(SCR.NS = 0)
---RWRW -
VMPIDR
63
0
Table 4-65 VMPIDR_EL2 bit assignments
Bits Name Function
[63:0] VMPIDR MPIDR value returned by Non-secure EL1 reads of the MPIDR_EL1. The MPIDR description defines the
subdivision of this value. See MPIDR_EL1 bit assignments on page 4-16.
Table 4-66 VMPIDR_EL2 access encoding
op0 op1 CRn CRm op2
11 100 0000 0000 101

Table of Contents

Related product manuals