EasyManua.ls Logo

ARM Cortex-A53 MPCore - Page 286

ARM Cortex-A53 MPCore
635 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
System Control
ARM DDI 0500D Copyright © 2013-2014 ARM. All rights reserved. 4-225
ID021414 Non-Confidential
Table 4-206 shows the TTBR0 bit assignments when TTBCR.EAE is 0.
To access the TTBR0 when TTBCR.EAE is 0:
MRC p15,0,<Rt>,c2,c0,0 ; Read TTBR0 into Rt
MCR p15,0,<Rt>,c2,c0,0 ; Write Rt to TTBR0
TTBR0 format when using the Long-descriptor translation table format
Figure 4-112 shows the TTBR0 bit assignments when TTBCR.EAE is 1.
Figure 4-112 TTBR0 bit assignments, TTBRC.EAE is 1
Table 4-206 TTBR0 bit assignments, TTBCR.EAE is 0
Bits Name Function
[31:7] TTB0 Translation table base 0 address, bits[31:x], where x is 14-(TTBCR.N). Bits [x-1:7] are RES0.
The value of x determines the required alignment of the translation table, that must be aligned to 2
x
bytes.
If bits [x-1:7] are not all zero, this is a misaligned Translation Table Base Address. Its effects are
CONSTRAINED
UNPREDICTABLE, where bits [x-1:7] are treated as if all the bits are zero. The value read back from those bits is
the value written.
[6] IRGN[1] See bit[0] for description of the IRGN field.
[5] NOS Not Outer Shareable bit. Indicates the Outer Shareable attribute for the memory associated with a translation
table walk that has the Shareable attribute, indicated by TTBR0.S is 1. The possible values are:
0
Outer Shareable.
1
Inner Shareable.
This bit is ignored when TTBR0.S is 0.
[4:3] RGN Region bits. Indicates the Outer cacheability attributes for the memory associated with the translation table
walks. The possible values are:
0b00
Normal memory, Outer Non-cacheable.
0b01
Normal memory, Outer Write-Back Write-Allocate Cacheable.
0b10
Normal memory, Outer Write-Through Cacheable.
0b11
Normal memory, Outer Write-Back no Write-Allocate Cacheable.
[2] - Reserved,
RES0.
[1] S Shareable bit. Indicates the Shareable attribute for the memory associated with the translation table walks. The
possible values are:
0
Non-shareable.
1
Shareable.
[0] IRGN[0] Inner region bits. Indicates the Inner Cacheability attributes for the memory associated with the translation table
walks. The possible values of IRGN[1:0] are:
0b00
Normal memory, Inner Non-cacheable.
0b01
Normal memory, Inner Write-Back Write-Allocate Cacheable.
0b10
Normal memory, Inner Write-Through Cacheable.
0b11
Normal memory, Inner Write-Back no Write-Allocate Cacheable.
BADDR[47:x]
4748 063
ASID
RES
0
5556

Table of Contents

Related product manuals