Lenze · I/O system 1000 · Reference Manual · DMS 5.0 EN · 09/2016 · TD17 30
2 Product description
2.6 Counter modules EPM-S600 ... EPM-S603 – control and status words
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
2.6.6 Control word EPM-S602
2.6.7 Status word EPM-S603
* The bits are set until reset with RES_SET (bit 6 control word)
Bit Name Function
0 CTRL_SYNC_SET Activation/deactivation of the counting signal:
•TRUEFALSE: The input for the counting signal is deactivated and the
current counter content is reset to 0.
•FALSETRUE edge: The input for the counting signal is activated.
1 CTRL_COMP_SET Enables the comparison bit
2 SW_GATE_SET Sets the software gate
3- Reserved
4- Reserved
5 COUNTERVAL_SET Set counter temporarily to the value in the preset value
6 RES_SET Resets bits STS_CMP, STS_END, STS_OFLW, STS_UFLW and STS_ZP with a
rising edge
7- Reserved
8 CTRL_SYNC_RESET Activation/deactivation of the zero track evaluation:
•TRUEFALSE: The zero track evaluation is activated.
•FALSETRUE edge: The zero track evaluation is stopped. The counter
continues to count irrespective of the zero pulse. For this purpose, bit 0
(CTRL_SYNC_SET) must be set to TRUE.
9 CTRL_COMP_RESET Inhibits the comparison bit
10 SW_GATE_RESET Resets the software gate
11 ... 15 - Reserved
Bit Name Function
0- Reserved
1- Reserved
2 STS_SW-GATE Software gate status (set if SW gate active)
3- Reserved
4- Reserved
5 STS_GATE Status of internal gate (set if internal gate active)
6- Reserved
7 STS_C_DN Status set in the case of backward counter direction
8 STS_C_UP Status set in the case of forward counter direction
9- Reserved
10 - Reserved
11 STS_OFLW* Status set in the case of an overflow
12 STS_UFLW* Status set in the case of an underflow
13 STS_ZP* Status set in the case of a zero crossing
14 - Reserved
15 - Reserved