Interrupt Sources
www.ti.com
Table 6-5. PIE Vector Table (continued)
PIE Group
Name VECTOR ID
(1)
Address
(2)
Size (x16) Description
(3)
CPU Priority Priority
INT11.1 112 0x0000 0DE0 2 Reserved 15 1 (highest)
INT11.2 113 0x0000 0DE2 2 Reserved 15 2
INT11.3 114 0x0000 0DE4 2 Reserved 15 3
INT11.4 115 0x0000 0DE6 2 Reserved 15 4
INT11.5 116 0x0000 0DE8 2 Reserved 15 5
INT11.6 117 0x0000 0DEA 2 Reserved 15 6
INT11.7 118 0x0000 0DEC 2 Reserved 15 7
INT11.8 119 0x0000 0DEE 2 Reserved 15 8 (lowest)
PIE Group 12 Vectors - Muxed into CPU INT12
INT12.1 120 0x0000 0DF0 2 XINT3 16 1 (highest)
INT12.2 121 0x0000 0DF2 2 XINT4 16 2
INT12.3 122 0x0000 0DF4 2 XINT5 16 3
INT12.4 123 0x0000 0DF6 2 XINT6 16 4
INT12.5 124 0x0000 0DF8 2 XINT7 16 5
INT12.6 125 0x0000 0DFA 2 Reserved 16 6
INT12.7 126 0x0000 0DFC 2 LVF FPU 16 7
INT12.8 127 0x0000 0DFE 2 LUF FPU 16 8 (lowest)
138 Peripheral Interrupt Expansion (PIE) SPRUFB0C – September 2007 – Revised May 2009
Submit Documentation Feedback
To Next Page
Loading...
Need help?
General
