www.ti.com
Interrupt Sources
Table 6-5. PIE Vector Table (continued)
PIE Group
Name VECTOR ID
(1)
Address
(2)
Size (x16) Description
(3)
CPU Priority Priority
INT7.4 83 0x0000 0DA6 2 DINTCH4 DMA Channel 4 11 4
INT7.5 84 0x0000 0DA8 2 DINTCH5 DMA Channel 5 11 5
INT7.6 85 0x0000 0DAA 2 DINTCH6 DMA Channel 6 11 6
INT7.7 86 0x0000 0DAC 2 Reserved - 11 7
INT7.8 87 0x0000 0DAE 2 Reserved - 11 8 (lowest)
PIE Group 8 Vectors - MUXed into CPU INT8
INT8.1 88 0x0000 0DB0 2 I2CINT1A (I2C-A) 12 1 (highest)
INT8.2 89 0x0000 0DB2 2 I2CINT2A (I2C-A) 12 2
INT8.3 90 0x0000 0DB4 2 Reserved - 12 3
INT8.4 91 0x0000 0DB6 2 Reserved - 12 4
INT8.5 92 0x0000 0DB8 2 SCIRXINTC (SCI-C) 12 5
INT8.6 93 0x0000 0DBA 2 SCITXINTC (SCI-C) 12 6
INT8.7 94 0x0000 0DBC 2 Reserved - 12 7
INT8.8 95 0x0000 0DBE 2 Reserved - 12 8 (lowest)
PIE Group 9 Vectors - MUXed into CPU INT9
INT9.1 96 0x0000 0DC0 2 SCIRXINTA (SCI-A) 13 1 (highest)
INT9.2 97 0x0000 0DC2 2 SCITXINTA (SCI-A) 13 2
INT9.3 98 0x0000 0DC4 2 SCIRXINTB (SCI-B) 13 3
INT9.4 99 0x0000 0DC6 2 SCITXINTB (SCI-B) 13 4
INT9.5 100 0x0000 0DC8 2 ECAN0INTA (eCAN-A) 13 5
INT9.6 101 0x0000 0DCA 2 ECAN1INTA (eCAN-A) 13 6
INT9.7 102 0x0000 0DCC 2 ECAN0INTB (eCAN-B) 13 7
INT9.8 103 0x0000 0DCE 2 ECAN1INTB (eCAN-B) 13 8 (lowest)
PIE Group 10 Vectors - MUXed into CPU INT10
INT10.1 104 0x0000 0DD0 2 Reserved - 14 1 (highest)
INT10.2 105 0x0000 0DD2 2 Reserved 14 2
INT10.3 106 0x0000 0DD4 2 Reserved 14 3
INT10.4 107 0x0000 0DD6 2 Reserved 14 4
INT10.5 108 0x0000 0DD8 2 Reserved 14 5
INT10.6 109 0x0000 0DDA 2 Reserved 14 6
INT10.7 110 0x0000 0DDC 2 Reserved 14 7
INT10.8 111 0x0000 0DDE 2 Reserved 14 8 (lowest)
PIE Group 11 Vectors - MUXed into CPU INT11
SPRUFB0C – September 2007 – Revised May 2009 Peripheral Interrupt Expansion (PIE) 137
Submit Documentation Feedback
To Next Page
Loading...
Need help?
General
