EasyManuals Logo

Intel 740 User Manual

Intel 740
246 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #209 background imageLoading...
Page #209 background image
Revision 0.9
19
PC SGRAM Specification
8.3.1.1 Precharge Termination of a Burst Read
Burst Read (with no autoprecharge) can be terminated earlier using a precharge command along
with the DQM. This terminates reads when the remaining data elements are not needed. It allows
starting the precharge early. The remaining data is undefined. DQM should be used to mask.
8.3.1.2 Precharge Command After a Burst Write
The earliest time that precharge can be issued is T
DPL
clocks after the last data.
8.3.1.3 Precharge Termination of a Burst Write
To terminate Burst Write early with precharge command DQM signal should be used as shown.
Data sampled T
DPL
clocks before precharge command will be written correctly. Data sampled
after and before the precharge command is undefined. DQM should be used to prevent the location
from being corrupted.
8.3.2
Read Terminated B
y
Read
A Read Command should terminate the previous read command and the data should be available
after CAS Latency for the new command. Fastest command to command delay is determined by
T
CCD
8.3.3
Write Terminated B
y
Write
A Write Command should terminate the previous write command and the new burst write
command should start with the new command as shown. Fastest command to command delay is
determined by T
CCD
.
8.3.4
Read Terminated B
y
Write
A Write Command should terminate the previous read command and the new burst write should
start. The DQM must be held active to keep the output buffer in HiZ as shown to prevent the
internal IO buffer conflict between the read data (in pipe) and the write data driven on the input
pins.
8.3.5
Write Terminated B
y
Read
A Read Command should terminate the previous write command and the new burst read should
start as shown. In case of with T
CCD
=1, CL=3 and tdqz=2, there is no loss of data bandwidth even
if DQM is activated to mask the write data.
In the case of CL=2 and tdqz=2, the activation of DQM signal causes the first read data to be lost, if
read command is issued (T
CCD
=1). To preserve the first read data the issue of READ command
has to be delayed (T
CCD
=2). This implementation reduces the command bus utilization.
If a Precharge-All command is detected by SGRAM component in CLK(n), then there will be no
commands presented to this component until CLK(n+tRP).
bank command.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel 740 and is the answer not in the manual?

Intel 740 Specifications

General IconGeneral
BrandIntel
Model740
CategoryVideo Card
LanguageEnglish