EasyManuals Logo

ARM Cortex A9 User Manual

ARM Cortex A9
213 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #92 background imageLoading...
Page #92 background image
System Control
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. 4-43
ID073015 Non-Confidential
Figure 4-23 Configuration Base Address Register bit assignments
To access the Configuration Base Address Register, read or write the CP15 register with:
MRC p15,4,<Rd>,c15,c0,0; Read Configuration Base Address Register
MCR p15,4,<Rd>,c15,c0,0; Write Configuration Base Address Register
4.3.25 TLB lockdown operations
TLB lockdown operations enable saving or restoring lockdown entries in the TLB. Table 4-50
shows the defined TLB lockdown operations.
The Select Lockdown TLB entry for a read operation is used to select the entry that the data read
by a read Lockdown TLB VA/PA/attributes operations are coming from. The Select Lockdown
TLB entry for a write operation is used to select the entry that the data write Lockdown TLB
VA/PA/attributes data are written to. The TLB PA register must be the last written or read
register when accessing TLB lockdown registers. Figure 4-24 shows the bit assignment of the
index register used to access the lockdown TLB entries.
Figure 4-24 Lockdown TLB index bit assignments
Figure 4-25 shows the bit arrangement of the TLB VA Register format.
Figure 4-25 TLB VA Register bit assignments
Base address
31 0
Table 4-50 TLB lockdown operations
Description Data Instruction
Select Lockdown TLB Entry for Read Main TLB Index
MCR p15,5,<Rd>,c15,c4,2
Select Lockdown TLB Entry for Write Main TLB Index
MCR p15,5,<Rd>,c15,c4,4
Read Lockdown TLB VA Register Data
MRC p15,5,<Rd>,c15,c5,2
Write Lockdown TLB VA Register Data
MCR p15,5,<Rd>,c15,c5,2
Read Lockdown TLB PA Register Data
MRC p15,5,<Rd>,c15,c6,2
Write Lockdown TLB PA Register Data
MCR p15,5,<Rd>,c15,c6,2
Read Lockdown TLB attributes Register Data
MRC p15,5,<Rd>,c15,c7,2
Write Lockdown TLB attributes Register Data
MCR p15,5,<Rd>,c15,c7,2
31 21 0
UNK/SBZP
Index
VPN
31 10 0
Process
11
11 10 9
UNK/SBZP
NS
12

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM Cortex A9 and is the answer not in the manual?

ARM Cortex A9 Specifications

General IconGeneral
ArchitectureARMv7-A
Cores1-4
SIMD ExtensionsNEON
ISAARM
MicroarchitectureCortex-A9
Instruction Width32-bit
Data Width32-bit
MMUYes
Instruction SetARMv7-A
Clock SpeedUp to 2 GHz
L1 Cache32 KB Instruction, 32 KB Data (per core)
Process Technology40 nm, 28 nm
Floating Point UnitVFPv3
Pipeline Depth8 stages
Power ConsumptionLow power design

Related product manuals