EasyManua.ls Logo

Hioki 7075 - Event Registers

Hioki 7075
158 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
76
────────────────────────────────────────────────────
8.2 Operations
────────────────────────────────────────────────────
8.2.8 Event Registers
Standard event status register (SESR) bit assignments
Bit 7
PON
Power on flag.
Bit 6
URQ
User request.
Not used by the 7075.
Bit 5
CME
Command error.
When a command which has been received contains a syntactic or
semantic error, this bit is set to 1.
When a command is received that is not in the 7075 command set
There is a mistake in a program header.
The number of data parameters is wrong.
The format of the parameters is wrong.
Bit 4
EXE
Execution error.
When for some reason a command which has been received cannot
be executed, this bit is set to 1.
The designated data value is outside the set range.
The designated data value is not acceptable.
Bit 3
DDE
Device dependent error.
When a command cannot be executed due to some cause other than
a command error, a query error, or an execution error, this bit is set
to 1.
Execution is impossible due to an abnormality inside the 7075.
Some other function is being performed (during holding and
integrating).
Bit 2
QYE
Query error.
This bit is set to 1 when a query error is detected by the output
queue control.
When an attempt has been made to read the output queue when it
is empty.
When the data overflows the output queue.
When data in the output queue has been lost.
When a query is detected after an *IDN query within the same
line.
Bit 1
RQC
Request for controller authority.
Not used by the 7075.
Bit 0
OPC
Operation terminated.
This bit is set to 1 when an
*
OPC command is executed, when the
operation of all the messages up to the
*
OPC command has been
completed.
The summary of this register is set in bit 5 of the status byte.
Each bit is masked by setting the standard event status enable register
(which starts off at zero when the power is turned on).
The circumstances when the contents of the standard event status register are
cleared are as listed below.
1. When the *CLS command is received.
2. When the contents have been read by an *ESR? query.
3.Whenthepoweristurnedoffandturnedonagain.
The following commands are used to read the standard event status register,
and to set or read the standard event status enable register.
Read the standard event status register
*ESR?
Set the standard event status enable register
*ESE
Read the standard event status enable register
*ESE?

Table of Contents