Juniper M7i - Page 90

•
Hierarchical policing
•
Increased number of WRED profiles
•
Independent EXP and DSCP rewrite
•
Independent Layer 2 and Layer 3 classification on same port
The CFEB-E has the following major components:
•
Processing components:
•
1-GHz CPU and supporting circuitry
•
Integrated ASIC
•
33-MHz PCI bus
•
Storage components:
•
Three 256-MB SDRAMs for packet memory
•
1-GB SDRAM for the microkernel
•
Two 64-MB RLDRAMs for route lookup
•
Two 64-MB RLDRAMs for control memory
•
Services interfaces:
•
Built-in tunnel interface
•
Optional Adaptive Services Module
•
Optional MultiServices Module
•
System interfaces:
•
100-Mbps link for internal interface to the Routing Engine
•
19.44-MHz reference clock—Generates clock signal for SONET/SDH PICs
•
I2C controller to read the I2C/EEPROMs in the PICs and temperature sensors
•
I2C/EEPROM containing the serial number and revision level
•
Two 512-KB boot flash EPROMs (programmable on the board)
•
One MPC8545 integrated processor with 1-GB DDR2 SDRAM
•
Three LEDs—A green LED labeled OK, a red LED labeled FAIL, and a blue LED labeled
MASTER indicate CFEB-E status.
•
Offline button—Prepares the CFEB-E for removal from the router when pressed.
•
Ejector levers—Control the locking system that secures the CFEB-E in the chassis.
Copyright © 2019, Juniper Networks, Inc.66
M7i Multiservice Edge Router Hardware Guide