ARM Cortex A9 - Page 130

Level 2 Memory Interface
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. 8-6
ID073015 Non-Confidential
• If a line is dirty in the L2 cache controller, a read request to this address from the processor
causes writeback to external memory and a linefill to the processor.