ARM Cortex A9 User Manual

Cycle Timings and Interlock Behavior
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. B-6
ID073015 Non-Confidential
Table B-4 shows the cycle timings of store multiple operations.
Table B-4 Store multiple operations cycle timings
Instruction
AGU cycles
Aligned on a 64-bit boundary
Yes No
STM ,{1 register} 1 1
STM ,{2 registers}
STRD
SRS
12
STM ,{3 registers} 2 2
STM ,{4 registers} 2 3
STM ,{5 registers} 3 3
STM ,{6 registers} 3 4
STM ,{7 registers} 4 4
STM ,{8 registers} 4 5
STM ,{9 registers} 5 5
STM ,{10 registers} 5 6
STM ,{11 registers} 6 6
STM ,{12 registers} 6 7
STM ,{13 registers} 7 7
STM ,{14 registers} 7 8
STM ,{15 registers} 8 8
STM ,{16 registers} 8 9

ARM Cortex A9 Specifications

General

Architecture	ARMv7-A
Cores	1-4
SIMD Extensions	NEON
ISA	ARM
Microarchitecture	Cortex-A9
Instruction Width	32-bit
Data Width	32-bit
MMU	Yes
Instruction Set	ARMv7-A
Clock Speed	Up to 2 GHz
L1 Cache	32 KB Instruction, 32 KB Data (per core)
Process Technology	40 nm, 28 nm
Floating Point Unit	VFPv3
Pipeline Depth	8 stages
Power Consumption	Low power design