EasyManua.ls Logo

Oracle SPARC M8 - Page 107

Default Icon
330 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
DIMM Configuration
The SPARC M7 CMIOU DIMM locations and the buffer chip (BOB) and DDR channel (CH)
numbers are as follows:
Servicing DIMMs 107

Table of Contents

Other manuals for Oracle SPARC M8

Related product manuals