EasyManuals Logo

Fujitsu 8FX User Manual

Fujitsu 8FX
650 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #19 background imageLoading...
Page #19 background image
xv
Major revisions in this edition
A change on a page is indicated by a vertical line drawn on the left of that page.
Page Revisions (For details, see their respective pages.)
17 CHAPTER 3 CLOCK
CONTROLLER
3.1 Overview of Clock Controller
Block Diagram of Clock Control-
ler
Figure 3.1-1
Corrected the connection between the main CR PLL clock
oscillator circuit and the PLLC control register (PLLC).
63 CHAPTER 4 RESET
4.1 Reset Operation
Reset Sources
Low-voltage detection reset
(optional)
Added the following statement.
However, the LVD reset voltage selection ID register (LVDR)
of the low-voltage detection reset circuit is not reset by the
low-voltage detection reset.
67 4.2.1 Reset Source Register
(RSRR)
Register Functions
Revised the following statement in details of the EXTS bit.
This bit reads "0" when read by a read access. A write access
(writing "0" or "1") to this bit sets it to "0".
A read access or a write access (writing "0" or "1") to this bit
sets it to "0".
Revised the following statement in details of the WDTR bit.
This bit reads "0" when read by a read access. A write access
(writing "0" or "1") to this bit sets it to "0".
A read access or a write access (writing "0" or "1") to this bit
sets it to "0".
Revised the following statement in details of the PONR bit.
This bit reads "0" when read by a read access. A write access
(writing "0" or "1") to this bit sets it to "0".
A read access or a write access (writing "0" or "1") to this bit
sets it to "0".
68 Revised the following statement in details of the HWR bit.
This bit reads "0" when read by a read access. A write access
(writing "0" or "1") to this bit sets it to "0".
A read access or a write access (writing "0" or "1") to this bit
sets it to "0".
Revised the following statement in details of the SWR bit.
This bit reads "0" when read by a read access. A write access
(writing "0" or "1") to this bit or a power on-reset sets it to "0".
A read access or a write access (writing "0" or "1") to this bit
or a power-on reset sets it to "0".

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Fujitsu 8FX and is the answer not in the manual?

Fujitsu 8FX Specifications

General IconGeneral
BrandFujitsu
Model8FX
CategoryComputer Hardware
LanguageEnglish

Related product manuals