EasyManua.ls Logo

Fujitsu 8FX

Fujitsu 8FX
650 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MB95630H Series
MN702-00009-2v0-E FUJITSU SEMICONDUCTOR LIMITED 499
CHAPTER 24 I
2
C BUS INTERFACE
24.4 Pins
24.4 Pins
This section describes the pins of the I
2
C bus interface and gives their block
diagram.
Pins of I
2
C Bus Interface
The pins of the I
2
C bus interface are SDAn and SCLn.
SDAn pin
The SDAn pin is the data I/O pin of the I
2
C bus interface.
When the I
2
C bus interface is enabled (ICCRn:EN = 1), the SDAn pin is automatically set as a
data I/O pin to function as the SDAn pin.
SCLn pin
The SCLn pin is the serial clock I/O pin of the I
2
C bus interface.
When the I
2
C bus interface is enabled (ICCRn:EN = 1), the SCLn pin is automatically set as a
shift clock I/O pin to function as the SCLn pin.

Table of Contents

Related product manuals