EasyManua.ls Logo

Fujitsu 8FX

Fujitsu 8FX
650 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
MB95630H Series
442 FUJITSU SEMICONDUCTOR LIMITED MN702-00009-2v0-E
CHAPTER 21 MULTI-PULSE GENERATOR
21.6 Registers
[bit3:1] CPD[2:0]: Compare bits
These bits are used to compare with the RDA[2:0] bits in the 16-bit MPG output data register (upper)
(OPCUR). When the value of the CPD[2:0] bits match the value of the RDA[2:0] bits, the compare interrupt
request flag bit (CPIF) is set to "1".
[bit0] CMPE: Position detection compare enable bit
This bit enables or disables the compare operation in position detection.
bit3:1 Details
Writing "000" If the RDA[2:0] bits are "000", a compare match occurs.
Writing "001" If the RDA[2:0] bits are "001", a compare match occurs.
Writing "010" If the RDA[2:0] bits are "010", a compare match occurs.
Writing "011" If the RDA[2:0] bits are "011", a compare match occurs.
Writing "100" If the RDA[2:0] bits are "100", a compare match occurs.
Writing "101" If the RDA[2:0] bits are "101", a compare match occurs.
Writing "110" If the RDA[2:0] bits are "110", a compare match occurs.
Writing "111" If the RDA[2:0] bits are "111", a compare match occurs.
bit0 Details
Writing "0" Disables the compare operation.
Writing "1" Enables the compare operation.

Table of Contents

Related product manuals