HP 1660 Series User Manual

cc Adjust the pulse generator channel 2 Delay, then select Precision Edge Find in the
oscilloscope Delta T menu. Repeat this step until the pulses are aligned according to
the setup time of the setup/hold combination selected, +0.0 ps or − 100 ps.
44
Select the clock to be tested.
aa Select the clock field to be tested, then select the clock as indicated in the table. The
first time through this test, use the top multiple-edge clock in the following table.
Clocks
J↕
K↕
L↕
M↕
N↕
P↕
bb Connect the clock to be tested to the pulse generator channel 2 output.
cc Select Done to exit the Master Clock menu.
To test the single-clock, multiple-edge, state acquisition (logic analyzer)
3–55

HP 1660 Series Specifications

General

Category	Logic Analyzer
Glitch Trigger	Yes
Pattern Trigger	Yes
State Analysis	Yes
Transitional Timing	Yes
Trigger Modes	Edge, Pattern, Glitch