Abov A96G166 - 8 Basic Interval Timer; 8.1 BIT block diagram; 8.2 BIT register map

8. Basic Interval Timer A96G166/A96A166/A96S166 User’s manual
74
8 Basic Interval Timer
A96G166/A96A166/A96S166 has a free running 8-bit Basic Interval Timer (BIT). The BIT generates
the time base for watchdog timer counting, and provides a basic interval timer interrupt (BITIFR).
BIT of A96G166/A96A166/A96S166 features the followings:
 During Power On, BIT gives a stable clock generation time
 On exiting Stop mode, BIT gives a stable clock generation time
 As a timer, BIT generates a timer interrupt.
8.1 BIT block diagram
In this section, basic interval timer of A96G166/A96A166/A96S166 is described in a block diagram.
/32
Prescaler
1/4096
1/16
1/1024
1/128
3
BITCK
BITCNT BITIFR
Overflow
8-bit up-counter
BITCR
INT_ACK
From CPU
Interal BUS line
BCLR
Read
BIT Interrupt
[8B
H
]
[8C
H
]
fx
(System Clock)
LIRC OSC
(128kHz)
BIT_CLK
0 1 2 3
4
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
BITR
BIT_Int_Flag
BIT_Out
 BCK[2:0] = 001b
Figure 27. Basic Interval Timer Block Diagram
8.2 BIT register map
Table 11. Basic Interval Timer Register Map
Name
Address
Direction
Default
Description
BITCNT
8CH
R
00H
Basic Interval Timer Counter Register
BITCR
8BH
R/W
45H
Basic Interval Timer Control Register