MB95630H Series
MN702-00009-2v0-E FUJITSU SEMICONDUCTOR LIMITED 65
CHAPTER 4 RESET
4.1 Reset Operation
■ Pin State During a Reset
When a reset occurs, an I/O port or a peripheral function pin remains high impedance until the
setting of that I/O port or that peripheral function pin by software is executed after the reset is
released.
Note:
Connect a pull-up resistor to a pin that becomes high impedance during a reset to prevent
the device from malfunctioning.
For details of the states of all pins during a reset, refer to the device data sheet.
To Next Page
Loading...
