Epson S1D13706 - 4 MCF5307 to S1 D13706 Interface; Hardware Description

Epson Research and Development
Page 13
Vancouver Design Center
Interfacing to the Motorola MCF5307 "ColdFire" Microprocessor S1D13706
Issue Date: 01/02/23 X31B-G-010-02
4 MCF5307 To S1D13706 Interface
4.1 Hardware Description
The interface between the S1D13706 and the MCF5307 requires no external glue logic.
The polarity of the WAIT# signal must be selected as active high by connecting CNF5 to
NIO V
DD
(see Table 4-1:, “Summary of Power-On/Reset Configuration Options,” on
page 14).
The following diagram shows a typical implementation of the MCF5307 to S1D13706
interface.
Figure 4-1: Typical Implementation of MCF5307 to S1D13706 Interface
MCF5307
S1D13706
A[16:0]
D[23:16]
CS4
TA
BWE1
BWE0
OE
BCLK0
AB[16:0]
DB[7:0]
CS#
WAIT#
WE1#
WE0#
RD/WR#
RD#
CLKI
RESET#
BS#
System RESET
Note:
When connecting the S1D13706 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13706 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).
M/R#
A17
HIO V
DD
D[31:24]
DB[15:8]