Epson S1D13706 - Figure 6-39: 320 X240 Epson D-TFD Panel Vertical Timing; Table 6-33: 320 X240 Epson D-TFD Panel Vertical Timing

Epson Research and Development
Page 89
Vancouver Design Center
Hardware Functional Specification S1D13706
Issue Date: 01/11/13 X31B-A-001-08
Figure 6-39: 320x240 Epson D-TFD Panel Vertical Timing
1. Ts = pixel clock period
Table 6-33: 320x240 Epson D-TFD Panel Vertical Timing
Symbol Parameter Min Typ Max Units
t1
FPFRAME pulse width 200 Ts (note 1)
t2
Horizontal total period 400 Ts
t3 Vertical display start 400 Ts
FPFRAME
Vertical Total = 250HT
FPDAT[17:0]
t1
line1
GPIO1
GPIO0
GPIO2 (FR)
(odd frame)
(even frame)
t2
line2
GPIO2 (FR)
t3
(DY)
(YSCL)
(XINH)
(R,G,B)