Epson Research and Development
Page 13
Vancouver Design Center
Interfacing to the Intel StrongARM SA-1110 Microprocessor S1D13706
Issue Date: 02/06/26 X31B-G-019-02
4 StrongARM SA-1110 to S1D13706 Interface
4.1 Hardware Description
The SA-1110 microprocessor provides a variable latency I/O interface that can be used to
support an external LCD controller. By using the Generic # 2 Host Bus Interface, no glue
logic is required to interface the S1D13706 and the SA-1110.
A pull-up resistor is attached to WAIT# to speed up its rise time when terminating a cycle.
BS# (bus start) and RD/WR# are not used by the Generic #2 Host Bus Interface and should
be tied high (connected to HIO V
DD
).
The following diagram shows a typical implementation of the SA-1110 to S1D13706
interface.
Figure 4-1: Typical Implementation of SA-1110 to S1D13706 Interface
WE1#
WE0#
DB[15:0]
WAIT#
RD#
CLKI
S1D13706
CS#
RESET#
AB[16:1]
nCAS1
nWE
D[15:0]
nCS4
nOE
SDCLK2
RDY
A[16:1]
SA-1110
Pull-up
BS#
RD/WR#
System RESET
Note:
When connecting the S1D13706 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13706 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).
HIO V
DD
M/R#
A17
AB0
nCAS0
To Next Page
Loading...