EasyManua.ls Logo

IDT 8A3 Series - STATUS.IN2_MON_FREQ_STATUS; STATUS.IN3_MON_FREQ_STATUS

Default Icon
340 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
78©2018 Integrated Device Technology, Inc September 12, 2018
8A3xxxx Family Programming Guide
STATUS.IN2_MON_FREQ_STATUS
Input 2 reference monitor frequency status and unit.
STATUS.IN3_MON_FREQ_STATUS
Input 3 reference monitor frequency status and unit.
Table 80: STATUS.IN2_MON_FREQ_STATUS Bit Field Locations and Descriptions
Offset
Address
(Hex)
STATUS.IN2_MON_FREQ_STATUS Bit Field Locations
D7 D6 D5 D4 D3 D2 D1 D0
090h FFO[7:0]
091h FFO_UNIT[15:14] FFO[13:8]
STATUS.IN2_MON_FREQ_STATUS Bit Field Descriptions
Bit Field Name Field Type Default Value Description
FFO_UNIT[15:14] R/O 0 Input clock FFO unit enumeration.
0 = 1 ppb
1 = 10 ppb
2 = 100 ppb
3 = 1 ppm
FFO[13:0] R/O 0 Signed 14-bit input clock fractional frequency offset.
Table 81: STATUS.IN3_MON_FREQ_STATUS Bit Field Locations and Descriptions
Offset
Address
(Hex)
STATUS.IN3_MON_FREQ_STATUS Bit Field Locations
D7 D6 D5 D4 D3 D2 D1 D0
092h FFO[7:0]
093h FFO_UNIT[15:14] FFO[13:8]
STATUS.IN3_MON_FREQ_STATUS Bit Field Descriptions
Bit Field Name Field Type Default Value Description
FFO_UNIT[15:14] R/O 0 Input clock FFO unit enumeration.
0 = 1 ppb
1 = 10 ppb
2 = 100 ppb
3 = 1 ppm
FFO[13:0] R/O 0 Signed 14-bit input clock fractional frequency offset.

Table of Contents