EasyManua.ls Logo

IDT 8A3 Series - STATUS.OUTPUT_TDC1_STATUS

Default Icon
340 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
86©2018 Integrated Device Technology, Inc September 12, 2018
8A3xxxx Family Programming Guide
STATUS.OUTPUT_TDC1_STATUS
Indicates the hardware output TDC instance assigned and the status code.
RESERVED N/A - This field must not be modified from the read value
STATUS[3:0] R/O 0 Status code.
When output TDC is not enabled, this shows 'Disabled'.
When OUTPUT_TDC_CTRL_4.GO is set and the configuration is valid, this
transitions to 'In progress'. When the operation completes successfully, status
transitions back to 'Idle' and OUTPUT_TDC_CTRL_4.GO will be cleared.
When OUTPUT_TDC_CTRL_4.GO is set and there is an invalid configuration,
then OUTPUT_TDC_CTRL_4.GO will be cleared and this will indicate the error
condition encountered.
0 = disabled
1 = idle
2 = in progress
3 = error - invalid source/target
4 = error - non-uniform master divider freq
5 = error - start failed
6 = error - measurement timeout
Table 96: STATUS.OUTPUT_TDC1_STATUS Bit Field Locations and Descriptions
Offset
Address
(Hex)
STATUS.OUTPUT_TDC1_STATUS Bit Field Locations
D7 D6 D5 D4 D3 D2 D1 D0
0AEh VALID[7] RESERVED[6:4] STATUS[3:0]
STATUS.OUTPUT_TDC1_STATUS Bit Field Descriptions
Bit Field Name Field Type Default Value Description
VALID[7] R/O 0 Indicates a valid measurement or alignment has met target phase offset.
When go bit is set, valid is cleared.
Measurement mode: Indicates when OUTPUT_TDCn_MEASUREMENT is
valid.
Alignment mode: Indicates when all the alignment targets are within the
OUTPUT_TDC_CTRL_1.TARGET_PHASE_OFFSET.
0 = invalid
1 = valid
STATUS.OUTPUT_TDC0_STATUS Bit Field Descriptions
Bit Field Name Field Type Default Value Description

Table of Contents