2-70 Computer Group Literature Center Web Site
Raven PCI Host Bridge & Multi-Processor Interrupt Controller
2
VECTOR This vector is returned when the Interrupt Acknowledge
register is examined upon acknowledgement of the interrupt associated
with this vector.
External Source Destination Registers
This register indicates the possible destinations for the external interrupt
sources. These interrupts operate in the Distributed interrupt delivery
mode.
P1 PROCESSOR 1. The interrupt is pointed to processor 1.
P0 PROCESSOR 0. The interrupt is pointed to processor 0.
Offset Int Src 0 - $10010
Int Src 2 -> Int Src 15 - $10030 -> $101F0
Bit 3
1
3
0
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
1
9
1
8
1
7
1
6
1
5
1
4
1
3
1
2
1
1
1
0
9876543210
Name EXTERNAL SOURCE DESTINATION
P1
P0
Operation RRRR
R/W
R/W
Reset $00 $00 $00 $00
0
0