EasyManuals Logo

Renesas H8 Series Hardware Manual

Renesas H8 Series
697 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #123 background imageLoading...
Page #123 background image
Section 3 Exception Handling
Rev. 7.00 Mar 10, 2005 page 81 of 652
REJ09B0042-0700
Interrupt Enable Register 1 (IENR1)
Bit
Initial value
Read/Write
7
IENTA
0
R/W
6


W
5
IENWP
0
R/W
4
IEN4
0
R/W
3
IEN3
0
R/W
0
IEN0
0
R/W
2
IENEC2
0
R/W
1
IEN1
0
R/W
IENR1 is an 8-bit read/write register that enables or disables interrupt requests.
Bit 7—Timer A Interrupt Enable (IENTA)
Bit 7 enables or disables timer A overflow interrupt requests.
Bit 7
IENTA Description
0 Disables timer A interrupt requests (initial value)
1 Enables timer A interrupt requests
Bit 6—Reserved
Bit 6 is reserved: it can only be written with 0.
Bit 5—Wakeup Interrupt Enable (IENWP)
Bit 5 enables or disables WKP
7
to WKP
0
interrupt requests.
Bit 5
IENWP Description
0 Disables
WKP
7
to
WKP
0
interrupt requests (initial value)
1 Enables
WKP
7
to
WKP
0
interrupt requests
Bits 4 and 3—IRQ
4
and IRQ
3
Interrupt Enable (IEN4 and IEN3)
Bits 4 and 3 enable or disable IRQ
4
and IRQ
3
interrupt requests.
Bit n
IENn Description
0 Disables interrupt requests from pin
IRQn
(initial value)
1 Enables interrupt requests from pin
IRQn
(n = 4 or 3)

Table of Contents

Other manuals for Renesas H8 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Renesas H8 Series and is the answer not in the manual?

Renesas H8 Series Specifications

General IconGeneral
BrandRenesas
ModelH8 Series
CategoryComputer Hardware
LanguageEnglish

Related product manuals