Agilent Technologies 93000 SOC Series - Page 202

Lesson 3 – Setting up the Digitizers in the Digital Clock Domain
202
The following figure shows the clock signal path to the WDB in the
digital clock domain, with the internal master clock board as the
clock signal source.
Clock Signal Path to the WDB in the Digital Clock Domain