EasyManua.ls Logo

NXP Semiconductors UM11227 - Tab. 160. SIM Reset Status Register (SIMRS) (Address $1800); Tab. 161. SIMRS Register Field Descriptions; SIM Register Descriptions; SIM Reset Status Register (SIMRS)

NXP Semiconductors UM11227
205 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
NXP Semiconductors
UM11227
NTM88 family of tire pressure monitor sensors
UM11227 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved.
User manual Rev. 6 — 24 April 2020
156 / 205
10.22.3 SIM register descriptions
10.22.3.1 SIM reset status register (SIMRS)
Table 160. SIM reset status register (SIMRS) (address $1800)
Bit 7 6 5 4 3 2 1 0
R
W
POR PIN COP ILOP ILAD PWU LVR SOFT
POR ($82) 1 0 0 0 0 0 1 0
Table 161. SIMRS register field descriptions
Field Description
7
POR
POR — Power-On Reset Bit
The POR bit indicates a power-on reset has been detected. Due to internal supplies ramping, the LVR bit
may also be set.
0 = Power-on reset not detected; Existing state retained from resets of Stop1 exit, low voltage detection,
external pin, COP, PWU, illegal opcode, illegal address, soft reset, and back-ground debugger.
1 = Power-on reset detected; Result of power-on reset.
6
PIN
PIN — External PIN Reset Bit
The PIN bit indicates an external reset has been detected on the RST_B pin.
0 = External reset not detected; Result of power-on reset; Existing state retained from resets of Stop1 exit,
low voltage detection, external pin, COP, PWU, illegal opcode, illegal address, soft reset, and back-ground
debugger.
1 = External reset detected.
5
COP
COP — Computer Operating Properly Reset Bit
The COP bit indicates a COP reset has been detected.
0 = COP reset not detected; Result of power-on reset; Existing state retained from resets of Stop1 exit,
low voltage detection, external pin, COP, PWU, illegal opcode, illegal address, soft reset, and back-ground
debugger.
1 = COP reset detected.
4
ILOP
ILOP — Illegal Opcode Reset Bit
The ILOP bit indicates an illegal opcode reset has been detected.
Note: The STOP instruction is considered illegal if it has been disabled by STOPE = 0. The BGND
instruction is considered illegal if Active Background mode has been disabled by ENBDM = 0.
0 = Illegal opcode reset not detected; Result of power-on reset; Existing state retained from resets of Stop1
exit, low voltage detection, external pin, COP, PWU, illegal opcode, illegal address, soft reset, and back-
ground debugger.
1 = Illegal opcode reset detected.
3
ILAD
ILAD — Illegal Address Reset Bit
The ILAD bit indicates an illegal address reset has been detected.
0 = Illegal address reset not detected; Result of power-on reset; Existing state retained from resets of Stop1
exit, low voltage detection, external pin, COP, PWU, illegal opcode, illegal address, soft reset, and back-
ground debugger.
1 = Illegal address reset detected.

Table of Contents