NXP Semiconductors
UM11227
NTM88 family of tire pressure monitor sensors
UM11227 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2020. All rights reserved.
User manual Rev. 6 — 24 April 2020
60 / 205
aaa-027990
BIT
RATE
GEN
RF STATE
MACHINE
DATA
BUFFER
PRESSURE
SENSOR
X-AXIS
SENSOR
Z-AXIS
SENSOR
MFO
OSC
8 s
XTL
OSC
26 MHz
LFO
OSC
1 ms
PERIOD
HFO OSC
1, 2, 4, 
and 8 MHz
RTI ADC10
ADC10
PAR
REG
RAM FLASH
ACD10
CLOCK
÷2
÷8
f
BUS
f
MFO
f
MFO
f
LFO 
(1 kHz)
f
LFO 
(1 kHz)
f
OSC
SYSTEM
CONTROL
LOGIC
XI XO
TRANSDUCERS
MCU
RTICLKS
WATCH
DOG
COPCLKS
TPMI LFR
PTA3
PTA2
LFRO
OSCILL
CLSA, CLKSB
TCLKDIV
ADCCLK
LFOSEL
DX (500 kHz)
SENSOR MEASUREMENT
INTERFACE
LF
4 kbps
(125 kHz)
CH0 CH1
RANDOM
(0 to 1 MHz)
RANDOM
(0 to 1 MHz)
41.67 kHz
sampling
41.67 kHz
sampling
41.67 kHz
sampling
f
XCO
BUSCLKS[1:0]
CPU
BDC
PWU
FRC
VCOPLL
RF
OUT
Figure 12. Clock distribution
10.11 Reset, interrupts and system configuration
This section discusses basic reset and interrupt mechanisms and the various sources of
reset and interrupts in the NTM88. Some interrupt sources from peripheral modules are
discussed in greater detail within other sections of this document. This section gathers
basic information about all reset and interrupt sources in one place for easy reference.
A few reset and interrupt sources, including the computer operating properly (COP)
watchdog and real-time interrupt (RTI), are not part of on-chip peripheral systems, but
are part of the system control logic.
10.11.1 Features
Reset and interrupt features include:
• Multiple sources of reset for flexible system configuration and reliable operation
• Reset status register (SRS) to indicate source of most recent reset
• Separate interrupt vectors for each module (reduces polling overhead)