NXP Semiconductors
UM11227
NTM88 family of tire pressure monitor sensors
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section 'Legal information'.
© NXP B.V. 2020. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 24 April 2020
Document identifier: UM11227
10.17 Analog-to-Digital converter (ADC) module .....130
10.17.1 ADC register descriptions .............................. 132
10.17.1.1 ADC status and control 1 register (ADSC1) ... 132
10.17.1.2 ADC status and control 2 register (ADSC2) ... 133
10.17.1.3 ADC result high and low registers (ADRH/L) .. 134
10.17.1.4 ADC compare value high and low registers
(ADCVH/L) .....................................................135
10.17.1.5 ADC configuration register .............................135
10.17.1.6 Port pin control register ................................. 136
10.18 Serial peripheral interface (SPI) module ........ 137
10.18.1 SPI protocol definition ....................................138
10.18.2 SPI signal timing definition ............................ 139
10.19 Sensor measurement interface (SMI)
module ........................................................... 140
10.19.1 SMI signal measurement modes ................... 141
10.19.1.1 SMI automatic signal measurement mode .....142
10.19.1.2 SMI direct sensor signal measurement mode . 143
10.19.1.3 SMI low power direct sensor signal
measurement mode .......................................144
10.19.2 SMI register descriptions ............................... 146
10.19.2.1 SMI status and control register (SMICS) ....... 146
10.19.2.2 SMI control register (SMIC) ........................... 147
10.19.2.3 SMI configuration register (SMICFG) .............148
10.19.2.4 SMI settling time register (SMIST) .................149
10.20 Parameter registers (PARAM0 to
PARAM63) .....................................................150
10.21 Random access memory (RAM0 to
RAM511) ........................................................151
10.22 System integration module (SIM) .................. 152
10.22.1 SIM reset exit ................................................ 154
10.22.2 SIM MCU mode control ................................. 155
10.22.3 SIM register descriptions ............................... 156
10.22.3.1 SIM reset status register (SIMRS) ................. 156
10.22.3.2 SIM control register (SIMC) ........................... 157
10.22.3.3 SIM option 1 register (SIMOPT1) .................. 157
10.22.3.4 SIM option 2 register (SIMOPT2) .................. 159
10.22.3.5 SIM part ID high and low byte registers
(SIMPID1/SIMPID2) .......................................160
10.22.3.6 SIM stop exit status register (SIMSES) ..........160
10.22.3.7 SIM oscillator trim register (SIMOTRM) ......... 161
10.23 Power management controller (PMC)
module ........................................................... 162
10.23.1 PMC state transitions .................................... 164
10.23.2 PMC low voltage detection transitions ........... 165
10.23.3 PMC register descriptions ..............................165
10.23.3.1 PMC real-time-interrupt status and control
register (SRTISC) .......................................... 165
10.23.3.2 PMC status and control 1 register (SPMSC1) . 166
10.23.3.3 PMC status and control 2 register (SPMSC2) . 168
10.23.3.4 PMC status and control 3 register (PMCSC3) . 168
10.24 Flash memory controller (FMC) module ........ 169
10.24.1 Flash controller general items ....................... 169
10.24.2 FMC program and erase times ......................170
10.24.3 FMC program and erase command
execution ........................................................170
10.24.4 FMC burst program execution ....................... 171
10.24.5 FMC memory access errors .......................... 173
10.24.6 FMC block protection .....................................174
10.24.7 FMC vector redirection .................................. 175
10.24.8 FMC security ................................................. 175
10.24.9 FMC register descriptions ..............................177
10.24.9.1 FMC clock divider register (FCDIV) ............... 177
10.24.9.2 FMC option registers (FOPT and NVOPT) .... 178
10.24.9.3 FMC configuration registers (FCNFG) ........... 179
10.24.9.4 Flash protection registers (FPROT and
NVPROT) .......................................................179
10.24.9.5 FMC status register (FSTAT) ........................ 180
10.24.9.6 FMC command register (FCMD) ................... 181
10.25 Free running counter (FRC) module ..............182
10.25.1 Clearing or halting the FRC ...........................182
10.25.2 Free running counter register descriptions .....183
10.25.2.1 FRC status and control register (FRCCR) ..... 183
10.25.2.2 FRC timer high and low registers
(FRCTIMERH/L) ............................................ 184
10.25.2.3 FRC compare high and low registers
(FRCCOMP2/1) ............................................. 184
10.26 Other MCU resources ....................................185
10.26.1 Pressure measurement ................................. 186
10.26.2 Temperature measurements ..........................187
10.26.3 Voltage measurements ..................................187
10.26.3.1 Internal band gap .......................................... 187
10.26.3.2 External voltages ........................................... 187
10.26.4 Optional acceleration measurements ............ 187
10.26.5 Optional battery condition check ....................188
10.26.6 Measurement firmware .................................. 189
10.27 Battery charge consumption modeling ...........190
10.27.1 Standby current ............................................. 190
10.27.2 Measurement events ..................................... 190
10.27.3 Transmission events ......................................191
10.27.4 Total consumption ......................................... 191
11 Application information ..................................192
12 Revision history .............................................. 195
13 Legal information ............................................198
To Previous Page
Loading...