EasyManua.ls Logo

Atmel AVR XMEGA AU series

Atmel AVR XMEGA AU series
512 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
285
8331B–AVR–03/12
Atmel AVR XMEGA AU
mask bit is one, the address match between the incoming address bit and the corresponding bit
in ADDR is ignored; i.e., masked bits will always match.
If ADDREN is set to one, ADDRMASK can be loaded with a second slave address in addition to
the ADDR register. In this mode, the slave will match on two unique addresses, one in ADDR
and the other in ADDRMASK.
•Bit 0
ADDREN: Address Enable
By default, this bit is zero, and the ADDRMASK bits acts as an address mask to the ADDR reg-
ister. If this bit is set to one, the slave address match logic responds to the two unique addresses
in ADDR and ADDRMASK.

Table of Contents

Related product manuals