http://www.motorola.com/computer/literature IN-5
I
N
D
E
X
Raven’s involvement 4-13
Raven-detected errors 2-50
Raven-Detected Errors Destination Register
2-72
Raven-Detected Errors Vector/Priority Reg-
ister 2-71
RavenMPIC 4-4
RavenMPIC block diagram 2-53
RavenMPIC interrupt assignments 4-4
RavenMPIC register map 2-58
RavenMPIC registers 2-57
Read/Write Checkbits control bit 3-38
reads/writes to ROM/Flash 3-49
refdis 3-38
Refresh Counter Test control bits 3-44
Refresh/Scrub 3-22
Refresh/Scrub Address Register 3-45
register bit descriptions 3-32
register summary 3-30
registers 2-20
related documentation A-1
related specifications A-4
requirements 2-1
reset sources and devices affected 4-9
reset state 2-76
revision ID bits 3-33
Revision ID Register 2-23
Revision ID/ Class Code Registers 2-40
ROM/Flash 3-18
ROM/Flash A Base Address control bits 3-46
ROM/Flash A Base/Size Register 3-46
ROM/Flash A size encoding bits 3-47
ROM/Flash A Width control bit 3-47
ROM/Flash B Base Address control bits 3-50
ROM/Flash B Base/Size Register 3-50
ROM/Flash B size encoding bits 3-51
ROM/Flash B Width control bit 3-50
ROM/FLASH bank default 4-14
ROM/Flash initialization 4-14
ROM/Flash speeds 3-11
rom_a_64 bit 3-47
ROM_A_BASE 3-46
rom_a_en bit 3-48
rom_a_rv bit 3-48
rom_a_siz bit 3-47
rom_a_we bit 3-48
rom_b_64 bit 3-50
ROM_B_BASE bits 3-50
rom_b_en bit 3-51
rom_b_rv bit 3-51
rom_b_siz bit 3-51
rom_b_we bit 3-51
Row Address bits 3-45
rtest0-rtest2 3-45
rwcb 3-38
S
SBE_COUNT 3-43
scb0,scb1 3-44
scien 3-40
scof 3-43
Scrub Counter bits 3-44
Scrub Write Enable control bit 3-44
Scrub/Refresh Register 3-44
Seven-Segment Display Register 1-29
sien 3-41
Single Bit Error Counter 3-43
single word, definition xxii
single-beat reads/writes 3-7
soft reset 4-9
software considerations 3-58
sources of reset 4-8
spurious vector generation 2-49
Spurious Vector Register 2-65
SRAM base address 3-25
status bit descriptions 3-32
status bit, definition xxii
strap pins configuration for the
PC87308VUL 1-24
swen 3-44
syndrome codes 3-62
System Configuration Register (SYSCR)
1-17