EasyManuals Logo

Atmel AVR XMEGA AU series User Manual

Atmel AVR XMEGA AU series
512 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #251 background imageLoading...
Page #251 background image
251
8331B–AVR–03/12
Atmel AVR XMEGA AU
20.13.7 EPPTRL – Endpoint Configuration Table Pointer Low Byte
The EPPTRL and EPPTRH registers represent the 16-bit value, EPPTR, that contains the
address to the endpoint configuration table. The pointer to the endpoint configuration table must
be aligned to a 16-bit word; i.e., EPPTR[0] must be zero. Only the number of bits required to
address the available internal SRAM memory is implemented for each device. Unused bits will
always be read as zero.
• Bit 7:0 – EPPTR[7:0]: Endpoint Configuration Table Pointer
This register contains the eight lsbs of the endpoint configuration table pointer (EPPTR).
20.13.8 EPPTRH – Endpoint Configuration Table Pointer High byte
• Bit 7:0 – EPPTR[15:8]: Endpoint Configuration Table Pointer
This register contains the eight msbs of the endpoint configuration table pointer (EPPTR).
20.13.9 INTCTRLA – Interrupt Control register A
• Bit 7 – SOFIE: Start Of Frame Interrupt Enable
Setting this bit enables the start of frame (SOF) interrupt for the conditions that set the start of
frame interrupt flag (SOFIF) in the INTFLAGSACLR/ INTFLAGSASET register. The INTLVL bits
must be nonzero for the interrupts to be generated.
• Bit 6 – BUSEVIE: Bus Event Interrupt Enable
Setting this bit will enable the interrupt for the following three bus events:
1. Suspend: An interrupt will be generated for the conditions that set the suspend interrupt
flag (SUSPENDIF) in the INTFLAGSACLR/SET register.
2. Resume: An interrupt will be generated for the conditions that set the resume interrupt
flag (RESUMEIF) in the INTFLAGSACLR/SET register.
3. Reset: An interrupt will be generated for the conditions that set the reset interrupt flag
(RESETIF) in the INTFLAGSACLR/SET register.
The INTLVL bits must be nonzero for the interrupts to be generated.
Bit 76543210
+0x06 EPPTR[7:0] EPPTRL
Read/Write R/W R/W R/W R/W R/W R/W R/W R
Initial Value 0 0 0 0 0 0 0 0
Bit 76543210
+0x07 EPPTR[15:8] EPPTRH
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W
Initial Value 0 0 0 0 0 0 0 0
Bit 76543210
+0x06 SOFIE BUSEVIE BUSERRIE STALLIE – – INTLVL[1:0] INTCTRLA
Read/Write R/W R/W R/W R/W R R R/W R/W
Initial Value00000000

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Atmel AVR XMEGA AU series and is the answer not in the manual?

Atmel AVR XMEGA AU series Specifications

General IconGeneral
BrandAtmel
ModelAVR XMEGA AU series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals